

TEMPERATURE ANALYSIS AND ON-CHIP COMPENSATION FOR AN UHF VCO

Y. Sun*, H. G. van Veenendaal**, J. L. Tauritz*

*Delft Institute of Microelectronics and Submicronotechnology (DIMES)
Delft University of Technology, Feldmannweg 17, 2600 GB Delft, The Netherlands

**Philips Semiconductors Systems Laboratory Eindhoven (PSSLE)
Hurksestraat 19, 5600 MD Eindhoven, The Netherlands

Abstract

This paper treats the study of on-chip temperature compensation of a broad-band UHF VCO. Analysis, design and evaluation of IC oscillators are described. Excellent agreement between simulation and measurement is demonstrated. The frequency deviation drift specification over a 25°C temperature range has been reduced to < 0.5 MHz within the frequency range of 470~930 MHz.

1 Introduction

Temperature stability is one of the most important properties of RF and microwave integrated circuits. Realization of good temperature stability over a wide frequency range is always a challenge. This criterion in the case of an oscillator is the frequency deviation with ambient temperature. Although it is apparent that the theoretical analysis of temperature dependence is essential in achieving stable design, few results in this area have been reported.

This paper systematically describes the temperature analysis and on-chip compensation of a low-voltage VCO used for the UHF band. The study is based on an existing wide-band balanced oscillator realized in Philips' BiCMOS process Qubic-1. The block diagram of the VCO is shown in Figure 1. This work considers: temperature modeling, theoretical and experimental analysis, temperature compensation, and evaluation.

2 Temperature Modeling

Suitably precise temperature models of IC circuits and components are imperative when carrying out temperature analysis and compensation. It is important to determine the chip temperature T_{chip} , which is the combined effect of ambient temperature and self-heating, since the tran-




Figure 1: Block diagram of VCO

sistor properties are nonlinearly dependent on this "background" temperature. The steady-state thermal behavior of the chip-package and IC structure can be analyzed approximately using an electrical analog shown in Figure 2 [1] where voltage is analogous to temperature and current




Figure 2: Electrical analog for the thermal behavior of the chip-package structure

related to heat flow represented by the power dissipation

Good temperature agreement has been obtained between simulations and measurements for DC biasing, output admittances, and resonant and oscillation frequencies. A comparison of measured and simulated deviations in resonant frequency and oscillation frequency as function of tuning voltage V_t at 0 and 50°C are displayed in Figures 5 and 6 with a reference temperature of 25°C. The frequency de-




Figure 5: Simulated and measured frequency drift of resonant frequency with tuning voltage (reference temperature=25°C)




Figure 6: Simulated and measured frequency drift of oscillation frequency with tuning voltage (reference temperature=25°C)

pendence on DC current, DC voltage and some on-chip resistances was investigated with particular care being paid to achieving wide-band compensation.

4 Compensation Design

Temperature compensation design strategies were applied to achieve a goal of $\Delta f < \pm 500$ kHz at 0~50°C, using DC voltage and resistance compensations. The oscillator schematic is given in Figure 4.

DC voltage compensation design is based on the frequency behavior as function of V_a and I_{osc} . This includes choosing best ranges for V_a , I_{osc} with appropriate temperature coefficients (TC). It was found that within the whole tuning range the dependence of the oscillation frequency on temperature is much greater at higher frequencies than at lower ones. Special techniques are necessary to prevent over-compensation at high frequencies and under-compensation at lower frequencies. Figure 7 illustrates one of these ap-




Figure 7: Frequency deviation with I_{osc} at various tuning voltages

proaches: decreasing I_{osc} within the shadowed range results in positive frequency deviation at low frequencies (e.g. $V_t=4$ V) and negative frequency deviation at high frequencies (e.g. $V_t=28$ V).

Compensation using V_a is coupled to the voltage dependence of C_{bc} directly contributing to the output C_n . C_{bc} increases with temperature, and therefore lowers the oscillation frequency. Decreasing V_a and increasing V_c both can lower C_{bc} suggesting the use of a negative TC for V_a .

In summary, as presented in Figure 8, decreasing V_a suppresses the frequency deviation from curve 1 to curve 2. Reducing I_{osc} enhances this effect at low frequencies while simultaneously preventing over-compensation at high frequencies (see curve 3). Further compensation based on the choice of resistor-type moves curve 3 lower to curve 4. Two DC voltage sources decreasing with temperature have been designed to realize V_a and I_{osc} with negative TC 's.




Figure 8: Wide-band compensation using DC method

Two schematics using different TC 's ($TC_1 = -3000$ ppm/ $^{\circ}\text{C}$ for #1 and $TC_2 = -4700$ ppm/ $^{\circ}\text{C}$ for #2) for V_a were designed and integrated. In addition, the applied compensation should maintain proper VCO operation and have minimal affect on other properties.

5 Results

The final design implemented in the high frequency BiCMOS Qubic-process proved to be very well compensated for temperature. The overall frequency drift ($\Delta f \sim T$) has been theoretically reduced to less than ± 0.6 MHz and ± 1.0 MHz for designs #1 and #2, respectively, within the frequency range of interest (470 ~ 930 MHz for $V_t = 0.5 \sim 28$ V) and satisfying the specified temperature range ($0 \sim 50^{\circ}\text{C}$). At most operating frequencies the frequency drift with temperature for #2 is less than ± 0.5 MHz. Two testchips were realized and evaluated by measurement. As can be seen in Figures 9 and 10, in both cases excellent agreement with simulated $f \sim T$ characteristics have been demonstrated although the measured $\Delta f \sim T$ of #2 has a slightly higher value than was simulated for $V_t < 4$ V.

6 Conclusions

This paper systematically describes the temperature modeling, analysis and the on-chip temperature compensation design of an UHF VCO integrated in the Qubic-process. Based on precise temperature modeling, the analysis and on-chip compensation have given accurate results. Excellent on-chip temperature compensation has been achieved. A VCO frequency-drift $\Delta f < 0.5$ MHz is realized.




Figure 9: Comparison of simulated and measured frequency drift $\Delta f \sim T$ for testchip #1 with tuning voltage (reference temperature= 25°C)




Figure 10: Comparison of simulated and measured frequency drift $\Delta f \sim T$ for testchip #2 with tuning voltage (reference temperature= 25°C)

REFERENCES

- [1] Paul R. Gray and Robert G. Meyer. Analysis and Design of Analog Integrated Circuits. John Wiley & Sons, Inc., New York, 1993.
- [2] H. C. de Graaf and F. M. Klaassen. Compact Transistor Modelling for Circuit Design. Springer-Verlag/Wien, New York, 1990.
- [3] J. L. Tauritz, L. C. N. de Vreede, M. de Kok, and H. C. de Graaf. A silicon RF IC Design Environment in MDS. Workshop: CAD Design Methodology for Commercial Applications, 1995 IEEE MTT-S International Microwave Symposium, Orlando, May 14-19 1995.